gate control, leading to large ON-OFF ratios and small subthreshold slopes (SS), along with much reduced leakage current, and significantly increased breakdown voltages [15] [16] [17] . In addition, an excellent control of the threshold voltage (V TH ) in tri-gates, achieved by changing the fin width (w), offers an additional device design tool [17] and has been explored to reach E-mode operation in previous works [18] [19] [20] [21] . This approach relies only on one lithography step to achieve positive threshold voltage through strain relaxation of the barrier layer and electron depletion from the fin sidewalls, and does not require any critical etching as for gate recess or p-GaN gates. However, devices exploiting sidewalls depletion from the fins alone still show negative V TH (defined at 1 μA/mm) and often suffer from performance degradation due to the small fin widths required for E-mode operation. Novel approaches are required to further increase the threshold voltage to positive values and to resolve the performance degradation in narrow nanowires.
In this work, we present high-performance E-mode AlGaN/GaN MOS-HEMTs based on a large work-function gate metal, deposited over nanowires in the gate region, which led to complete sidewall depletion and positive V TH . In addition, a judicious design of the nanostructured gate geometry mitigated the performance degradation caused by the 2DEG removal, and also improved the device breakdown voltage by converting part of the gate electrode into a gateconnected field plate [15] . This resulted in state-of-the-art E-mode devices with positive V TH > 0.6 V at 1 μA/mm, 0741-3106 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. 
II. DEVICE STRUCTURE
The devices were fabricated on a GaN-on-Si heterostructure consisting of 5.4 μm of buffer, 320 nm of unintentionally doped GaN (u-GaN) channel, 24.6 nm of Al 0.25 Ga 0.75 N barrier and 3.3 nm of u-GaN cap-layer. The electron concentration and mobility of the 2DEG from Hall measurements at room temperature were 1.3 × 10 13 cm −2 and 1700 cm 2 /V·s, respectively. A scanning electron microscopy (SEM) image of the device channel is shown in Fig. 1(a) . The fabrication process started with electron-beam lithography to define the mesa and nanowires in the gate region. The sample was then etched by Cl 2 -based inductively coupled plasma etching (ICP) to a depth of 165 nm. The width of the 700 nm-long nanowires in the gate was varied from 15 nm to 40 nm to investigate the effect of sidewall depletion ( Fig. 1(b) ). The source and drain ohmic contacts were formed by a stack of Ti (20 nm)/Al (120 nm)/Ti (40 nm)/Ni (60 nm)/Au (50 nm) and annealed at 780 • C for 30 s. 20 nm-thick SiO 2 was conformally deposited over the nanowires by atomic layer deposition (ALD) as gate dielectric. Two types of work-function metals deposited over the gate region were investigated: Ni/Au (50 nm/150 nm) and Pt/Au (50 nm/150 nm). No passivation layer was deposited on top of the devices. A Focused Ion Beam (FIB) cross-section of the nanostructured gate region is shown in Fig. 1(c) . Unlike in trigate structures [15] , [17] , the gate metal did not penetrated too far in between nanowires due to the small spacing of 50 nm. The transistor dimensions are L GS = 2 μm, L G = 3 μm and L GD = 10 μm, 15 μm and 20 μm. Device characteristics such as R ON , I DS , I OFF and transconductance (g m ) were normalized by the entire device footprint of 60 μm, rather than by the fin width.
III. RESULTS AND DISCUSSION
The I DS versus V G S transfer characteristics for transistors with standard Ni-Au gate metal stack are presented in Fig. 2(a) . Reference devices with planar gates, co-fabricated on the same chip, presented normally-on behavior with V TH = −4.8 V. A significant shift in V TH of about 4 V was achieved by patterning 700 nm-long nanowires in the gate region with w of 40 nm. As the fin width was reduced, V TH further approached 0 V, which is mainly due to strain relaxation of the AlGaN/GaN in addition to sidewalls depletion [20] , [22] , [23] . However, this is not enough to achieve fully E-mode operation, even for a nanowire width down to 15 nm. This result agrees well with previous works [16] , [24] and illustrates the difficulty to achieve normally-off behavior relying solely on sidewall depletion.
To further shift V TH to positive values, an additional mechanism based on the use of a large work-function (φ m ) gate metal was deployed. While a similar method has been proposed for p-GaN HEMTs [5] , [25] , its effect in the presence of a gate oxide requires additional studies. For a MOS-HEMT, the expression of V TH is linearly dependent on the barrier height φ B between the metal and the gate dielectric [9] , [26] , which can be increased by selecting a gate metal with larger φ m . The larger work-function of Pt (5.64-5.91 eV) [27] compared to that of Ni (5.04-5.35 eV) [28] , resulted in a positive V TH shift of about 0.8 V (Fig. 2(b) ), which was consistent for all fin widths investigated (Fig. 2(c) ), resulting in E-mode operation for devices with fin width below 30 nm. The observed shift agrees well with the work-function difference between the two metals and suggests that SiO 2 /AlGaN interface Fermi level is unpinned, which is in agreement with [29] . In addition, the larger Pt work-function leads to a decrease of the forward gate leakage of about one order of magnitude ( Fig. 2(b) ). No difference in R ON versus L GD was observed between Ni-Au and Pt-Au gate stacks (Fig. 2(d) ).
To determine the influence of w on the device performance, R ON and I DS,SAT were extracted from the device output curves and plotted versus their filling factor (F F = w Fin /w Period ). No clear degradation was observed for FF varying from 0.45 to 0.23, since a decrease in the FF leads to a larger number of nanowires in the gate region which enhances sidewall conduction and compensates the loss of 2DEG due to etching. Even with respect to a planar gate device (F F = 1), the increase in R ON due to the narrow nanowires in the gate is minor (∼3%) (Fig. 3) . This is a remarkable result that offers a large freedom for device design, as the nanowire width mainly affects the V TH without degrading significantly the device output characteristics.
The transfer curve for a typical Pt-Au nanostructured device with w of 20 nm and L GD of 10 μm is shown in Figs. 4 (a,b) , presenting V TH of 0.64 V at I DS = 1 μA/mm, while from the linear extrapolation in linear scale, V TH is 1.56 V. Thanks to the small gate dielectric leakage, the ratio of drain to gate current at V G = 6 V is still >10 10 . Despite the fact that the gate metal does not fill the trenches between nanowires, as in typical tri-gate structures, the gate control is excellent with ON/OFF ratio >10 10 , subthreshold slope (SS) of 110 mV/dec, large transconductance peak of 190 mS/mm and ultra-small leakage currents. The g m curve exhibits two convoluted peaks at positive V G corresponding to the conduction contribution from the 2DEG in the fin top layer and the MOS channel at the fin sidewalls (Fig. 4(b) ). The transfer curve hysteresis from double sweep measurement was 0.35 V for V G up to 3 V along with interface trap density D it of about 1.3 × 10 12 cm −2 eV −1 extracted from the subthreshold slope [10] . An increase in hysteresis was observed for larger gate voltages which is believed to be due to the poor ALD oxide quality obtained in this batch, since previous nanostructured devices with similar device geometry did not present this issue. No clear difference from gate-lag measurements has been observed between the nanostructured and planar devices. Preliminary dynamic R ON measurement showed an improvement in current collapse for the nanowire devices thanks to the better electric field distribution due to the intrinsic gate-connected field plate [15] , [30] , however further studies in the presence of a passivation layer will be performed in future experiments. The output characteristics of the device shown in Fig. 4(c) , reveals a R ON of 7.4 ·mm for L GD of 10 μm, corresponding to a very small R ON,SP of 1.33 m·cm 2 (considering a 1.5 μm transfer length for each ohmic contact). The V BR of these devices, defined at 1 μA/mm, was extracted for a V G of 0 V with grounded substrate (Fig. 4(d) ), resulting in 1080 V and 1360 V for L GD of 10 μm and 15 μm, respectively. The V BR for L GD 15 μm was limited by the vertical buffer V BR of 1350 V, determined separately from 2 terminal breakdown measurements. The devices were then benchmarked against state-of-the-art E-mode GaN-on-Si (MOS)HEMTs, comparing V TH , R ON and I DS,SAT (Fig. 5(a) ) and V BR and R ON,SP (Fig. 5(b) ). It is noteworthy that the R ON of these nanowire-based devices was among the lowest values compared to E-mode GaN devices in the literature. This resulted in an excellent high-power FOM of 877 MW/cm 2 for L GD of 10 μm.
IV. CONCLUSIONS
In this work we demonstrated high-performance nanostructured E-mode MOSHEMTs on Si based on the combination of sidewalls depletion with high work-function Pt gate metal with V TH > 0.6 V at 1 μA/mm, low R ON,SP of 1.33 m·cm 2 , large I DS of 590 mA/mm, and high V BR over 1050 V. These results demonstrate the outstanding potential of this technology for power applications.
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